

NON-VOLATILE MEMORY AND FABRICATION THEREOF

CROSS-REFERENCE TO RELATED APPLICATION

This application claims the priority benefit of Taiwan application serial no. 91105280, filed March 20, 2002.

BACKGROUND OF THE INVENTION

Field of Invention

5 **[0001]** The present invention relates to a structure of a semiconductor device and the fabrication thereof. More particularly, the present invention relates to a structure of a non-volatile memory (NVM) and the fabrication thereof.

Description of Related Art

10 **[0002]** Plasma techniques are frequently used in a manufacturing process of a non-volatile memory having a charge trapping layer for data storage. However, when a transient charge unbalance occurs in the plasma, some charges will move along the metal portions on the wafer. Such an effect is called the antenna effect. Consequently, some charges are injected into the charge trapping layers of the non-
15 volatile memory to unevenly raise the threshold voltages (V_T) of the memory cells, i.e., to produce a programming effect. Therefore, the V_T distribution of the non-volatile memory is much broadened, being usually from 0.3V to 0.9V.

[0003] In order to prevent the programming effect caused by the antenna effect, a diode is formed in the substrate to electrically connect with the word-line in the prior

art. When the charges accumulated on the word-line reach a certain amount to produce a voltage higher than the breakdown voltage of the diode, the charges are released in a breakdown manner. However, the programming effect cannot be completely eliminated by this method since there may still be some charges injected
5 into the charge trapping layer even if the voltage produced by the charges accumulated on the word-line is lower than the breakdown voltage of the diode. Moreover, by using this method, the input voltage of the non-volatile memory will be lowered by the diode to adversely decrease the operating speed of the memory device.

10

SUMMARY OF THE INVENTION

[0004] Accordingly, this invention provides a non-volatile memory and the fabrication thereof to prevent the charge trapping layer of a non-volatile memory from being damaged in a plasma process.

15

[0005] This invention also provides a non-volatile memory and the fabrication thereof to prevent the non-volatile memory from being programmed in a plasma process, so that the threshold voltages (V_T) of the memory cells are not raised and the V_T distribution is not broadened.

20

[0006] This invention also provides a non-volatile memory and the fabrication thereof to avoid the input voltage of the memory device from being lowered, so that the operating speed of the memory device is not decreased.

[0007] The non-volatile memory of this invention comprises a word-line on a substrate, a charge trapping layer between the word-line and the substrate, and a contact electrically connecting with the word-line over the substrate. In addition, there is a protective metal line electrically connecting with the word-line and with a grounding

doped region in the substrate via two contacts, respectively. The protective metal line has a resistance higher than that of the word-line.

[0008] In the method of fabricating a non-volatile memory of this invention, a non-volatile cell is formed on a substrate and then a grounding doped region is formed in the substrate. Two contacts are then formed over the substrate to electrically connect with the word-line and the grounding doped region, respectively. A protective metal line is formed over the substrate to electrically connect with the grounding doped region and with the word-line via the two contacts, respectively. The protective metal line has a resistance higher than that of the word-line so that the protective metal line can be blown by applying a large current when the manufacturing process is completed.

[0009] Because this invention uses a protective metal line with a high resistance to conduct the charges produced in a plasma process into the substrate, the charge trapping layer of the non-volatile memory is not damaged and the memory cells are not programmed at random. Moreover, since the protective metal line has a high resistance, it can be easily blown by applying a large current to disconnect the word-line from the grounding doped region when the manufacturing process is completed. Consequently, the input voltage of the memory device is not lowered and the operating speed of the memory device is not decreased.

[0010] It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The accompanying drawings are included to provide a further

understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,

[0012] FIG. 1A~1C illustrate a process flow of fabricating a non-volatile
5 memory according to a preferred embodiment of this invention in a cross-sectional view; and

[0013] FIG. 2 illustrate a top view of the non-volatile memory shown in FIG. 1C.

10 DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0014] Refer to FIG. 1A, a non-volatile memory cell 102 is formed on a substrate 100, wherein the non-volatile memory cell 102 includes a charge trapping layer 104 and a word-line 106 thereon. The charge trapping layer 104 comprises, for example, a silicon oxide/silicon nitride/silicon oxide (ONO) composite layer, while the
15 non-volatile memory having such a composite layer is called the nitride read-only memory (NROM). The word-line 106 may be a composite conductive layer comprising a polysilicon line 105a and a metal silicide line 105b thereon, wherein the metal silicide line 105b comprises, for example, silicon tungsten (WSi_x). The non-volatile memory cell 102 may be fabricated by forming sequentially a charge trapping
20 layer, a polysilicon layer, and a metal silicide layer on the substrate 100, patterning the three layers to form the word-line 106 and then forming a source/drain (not shown) in the substrate 100. Thereafter, a grounding doped region 108 is formed in the substrate 100 by ion implantation.

[0015] Refer to FIG. 1B, a dielectric layer 110 is formed over the substrate 100

and then two contacts 112 and 114 are formed in the dielectric layer 110 electrically connecting with the word-line 106 and the grounding doped region 108, respectively. The dielectric layer 110 comprises, for example, borophosphosilicate glass (BPSG).

[0016] Refer to FIG. 1C, a metal interconnect 116a and a protective metal line 116b connecting with the metal interconnect 116a are formed over the substrate 100, wherein the protective metal line 116b has a resistance higher than that of the word-line 106. The metal interconnect 116a is electrically connected to the word-line 106 via the contact 112 and the protective metal line 116b is electrically connected with the grounding doped region 108 via the contact 114. The protective metal line 116b is, for example, narrower than the word-line 106 in order to have a high resistance. The protective metal line 116b can be formed by, for example, forming a metal layer over the substrate 100 and then patterning the metal layer. Since the protective metal line 116b has a high resistance, it can be easily blown by applying a large current to form a gap 118 disconnecting the word-line 106 from the grounding doped region 108 when the manufacturing process is completed.

[0017] Refer to FIG. 2 and FIG. 1C to further understand the structure of the non-volatile memory according to the preferred embodiment of this invention, wherein FIG. 2 illustrate a top view of the non-volatile memory shown in FIG. 1C.

[0018] As that shown in FIG. 2 and FIG. 1C, the word-line 106 is disposed on the substrate 100, the grounding doped region 108 is formed in the substrate 100, and the charge trapping layer 104 is located between the word-line 106 and the substrate 100. The contact 112 and the contact 114 are located in the dielectric layer 110 electrically connecting with the word-line 106 and the grounding doped region 108, respectively. In addition, the protective metal line 116b electrically connects the word-line 106 and

the grounding doped region 108 via the contacts 112 and 114. The protective metal line 116b shown in FIG. 2 is narrower than the word-line 106 in order to have a high resistance, however, the protective metal line can be alternatively thinner than the word-line 106 for the same purpose. When the manufacturing process is completed, a large
5 current is applied to blow the protective metal line 116b to disconnect the word-line 106 from the grounding doped region 108.

[0019] Since this invention uses a protective metal line to connect the substrate and the word-line, the charges produced in a plasma process can be conducted into the substrate. It is noted that the charges are produced in a small amount despite that the
10 plasma environment has a relative high voltage level, so that the current formed from the charges is small and the protective metal line will not be blown. Therefore, the charge trapping layer of the non-volatile memory is not damaged and the memory cells are not programmed at random.

[0020] Moreover, since the protective metal line has a high resistance, it can be
15 easily blown by applying a large current to disconnect the word-line from the substrate when the manufacturing process is completed. Consequently, the input voltage of the memory device is not lowered and the operating speed of the memory device is not decreased.

[0021] It will be apparent to those skilled in the art that various modifications
20 and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.